In the claims

BUR920010133US1 -2-

Please cancel claims 1-6, and 13

CLAIMS

	[c1]	-(cancelled) A method of diagnosing a failure in a circuit in a complex semiconductor device comprising the steps of:
		selecting a semiconductor device having logic circuits formed of latches:
		testing the logic circuits in the device and locating a failing logic circuit in said device;
		testing the logic circuits in the device and locating a failing logic circuit in said device:
		selecting a functional test procedure;
		selecting a structural design and test technique;
		combining said functional test procedure and said structural design and test technique to dynamically create a new test pattern based on the functional located failure; and
	*	diagnosing the failing circuit to determine the location of and type of error in said failing circuit.
[0	c2]	(cancelled) The method of claim 1, wherein the step of said combining functional testing of the device circuitry with structural design and test techniques to dynamically create a new test pattern based on the functional failure includes the step of transforming a functional pattern into a scan deterministic pattern.
[•	c3]	(cancelled) The method of claim 2 wherein the failing logic circuit is diagnosed as stuck at zero.
[4	c4]	(cancelled) The method of claim 2, wherein the failing logic circuit is diagnosed as stuck at one.
[0	c5]	(cancelled) The method of claim 2, wherein the failed logic circuit is diagnosed as having AC faults.

S.N. 10/064,398

- [c6] (Canceled) The method of claim 2, wherein the failed circuit is diagnosed as having transitional faults.
- [c7] (Previously Amended) A method of testing a complex semiconductor device by transforming a functional pattern into a scan determinative pattern, consisting of the steps of:

selecting a first semiconductor device having a plurality of storage latches concatenated in a scan chain that includes embedded circuit memories;

performing a functional test, consisting of a selected number of test cycles, on said semiconductor device:

identifying a failing latch in a logic circuit in the scan chain during the functional test;

unloading the values of all the latches from the scan chain before the identified failing latch:

generating a Load from the unloaded value of all the latches from the scan chain before the identified failing latch;

selecting a second correctly operating semiconductor device having a plurality of storage latches concatenated in a scan chain identical to said first device;

applying the generated Load as the first event of an LSSD deterministic pattern by using the same identical primary inputs and Clocks that produced the failure in said failing latch in said first semiconductor device to said second semiconductor correctly operating device using the bootstrapping technique; and

unloading the output of said second semiconductor device to generate a deterministic LSSD pattern; and applying the generated deterministic LSSD pattern to the failing device, and

diagnosing the failure using existing LSSD deterministic tools

- [c8] (Previously Amended) The method of claim 7 wherein said scan chains are LSSD scan chain is an LSSD scan chain and said created independent deterministic pattern is an LSSD deterministic pattern.
- [c9] (Previously Amended) The method of claim 7 wherein said scan chain is a GSD scan chain and said created independent deterministic pattern is a GSD deterministic pattern.

[c10] (Previously Amended) A method of diagnosing a complex semiconductor device utilizing logic circuits, formed of latches, comprising the steps of:

subjecting a first semiconductor device having embedded sequential logic circuits and storage circuits including a plurality of latches arranged in a LSSD scan chain to a test the consists of applying a plurality of primary inputs and clock signals to said device;

identifying a failed latch in a logic circuit in said scan chain during said test;

observing the states of the logic circuit containing said failed latch by unloading the values of the plurality of latches from the LSSD scan chain positioned in said scan chain before the identified failed latch which may include reading any embedded circuit memories and other circuit storage elements positioned; in said scan chain before the failed latch

generating a LOAD from the unloaded states of the latches positioned in said can chain before the failed latch:

applying the generated LOAD which as the first event of a newly created independent LSSD deterministic pattern by using primary inputs and Clocks signals identical to the primary inputs and clock signals that produced the failure to a known correctly operating device utilizing logic circuits formed of a plurality of latches in a LSSD scan chain and a plurality of other storage elements identical to said failed device by applying a plurality of primary inputs and clock signals to sid devices by using a bootstrapping technique and unloading the output of the correctly operating device to generate a deterministic LSSD pattern; and

operating the generated deterministic LSSD pattern to the failing device and diagnosing the failure using existing LSSD deterministic tools.

- [c11] (Previously Amended) The method of claim 10 wherein said scan chains are GSD scan chains and said created independent deterministic patterns are GSD deterministic patterns.
- [c12] (Cancelled) A method of diagnosing a complex semiconductor device utilizing logic circuits, formed of latches, that have failed functional testing comprising the steps of

combining functional testing of the device circuitry with structural design and test techniques to dynamically create new test patterns based on the functional failure; and

determining the location of and type of error in the failing circuit.

- [c13] (Cancelled) The method of claim 1 wherein the step of said combining functional testing of the device circuitry with structural design and test techniques to dynamically create new test patterns based on the functional failure includes the step of transforming functional patterns into scan deterministic patterns.
- [c14] (Cancelled) A testing protocol for determining whether any of the internal functional circuit elements in a complex solid state device is stuck, comprising the steps of:

applying a predetermined set of functional vectors have been applied thus allowing functional patterns to a solid state device;

allowing the set of device run at speed until the failing point is reached; unloading the data from said device state of the machine; and isolating the fault.

[c15] (Previously Amended) The testing protocol of claim 8 wherein the scan access initializes the internal state of the device prior to applying a predetermined set of functional vectors to narrow the partition of the functional patterns; and

iteratively executing multiple partitions to said set of functional vectors to ultimately yield one or more independent scan test vectors.